

nt Application

Applicant(s): Allen et al.

Docket No.:

YOR920030175US1

Serial No.:

10/661,041

Filed:

September 12, 2003

Group:

Unassigned

Examiner:

Unassigned

Title:

Techniques for Patterning Features in Semiconductor Devices

THE UNITED STATES PATENT AND TRADEMARK OFFICE

I hereby certify that this paper is being deposited on this date with the

U.S. Postal Service as first class mail addressed to the Commissioner for

1111/10 Date: December 5, 2003

Patents, P.O. Box/1450, Alexandria, VA 22313-1450

TRANSMITTAL OF FORMAL DRAWINGS

Signature:

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Attention: Official Draftsperson

Sir:

Applicants submit herewith four (4) sheets of formal drawings and an Associate Power of Attorney in the above-referenced application.

Respectfully submitted,

Date: December 5, 2003

Michael J. Chang Attorney for Applicants

Reg. No. 46,611

Ryan, Mason & Lewis, LLP 1300 Post Road, Suite 205

Fairfield, CT 06824 (203) 255-6560